Design Verification

Job Description:

Be part of a team in creating stateoftheart Secure Low Power SoC ARMbased MCU for the LowEnd MidEnd and Highend performance MCU product line in a IC Design Environment

Responsibilities:

To develop UVMbased test suite and simulation environment for the verification of standalone IP level and SoC ARMbased system connected with many peripheral digital IPs and Analog IPs.

Capable of designing and building Verification IP from standard industrial specification

To implement test cases from product and standard industrial specification to ensure SoC achieve highest possible coverage using both constraintrandomized and directed test.

To develop test environment and create test cases with UPF inputs for verification of IPs/SoC level in a multiple power domains SoC to ensure they meet all functional features in their respective power domain.

To document compile and correlate all test cases to meet all features in Functional Requirement specification

To simulate and debug GatelevelNetlist for all corners from backend team Post layout netlist for all corners to close timing before tapeout.

Capable of debug and working with IP designer to identify failures and also improve on functional and Code coverage.

Requirements:

Requires BSc/MSc or PhD in electrical and electronic or Computer engineering

Requires 5 years or more of experience in building UVM/OVM/VMM equivalent test suite

Requires strong understanding of state of the art verification techniques including assertion and metricdriven verification methodology UVMbased

Very competent in System Verilog C C System C and/or Verilog

Experience in writing of CPF/UPF to enable multiple power domain verification

Strong experience in working in Synopsys VCS or Cadence IES and other formal verification tools

Verification experience and working knowledge of ARM based CPU Core SPI I2C UART I2C USB PCIe and/or any other wired protocol with transceivers are strong added advantages

Capable of leading review and guiding younger verification engineers in their daily verification tasks

Able to work in a team with a strong drive to excel

Able to work independently on a given assignment and work hard to finish on time

Good written and communication skills

Requirements

Bachelor s or Master s degree in Electrical Engineering Computer Engineering or a related field.

5 years of experience in SoC/ASIC design verification with handson expertise in UVM and SystemVerilog.

Strong understanding of verification methodologies (UVM/OVM/VMM) and design processes.

Proficiency with simulation tools such as VCS ModelSim or Questa.

Experience with scripting languages (Python/Perl/TCL) for automation in verification workflows.

Solid debugging and problemsolving skills.

Excellent communication and teamwork abilities.

Perform IC design of FTDI products Perform Verilog RTL design to meet product specifications and requirements Perform front-end verification using UVM methodology Work with Systems and Software engineers on FPGA verification Perform Logic Synthesis, Static Timing Analysis Lead DFT related activities Scan Insertion, ATPG, Pattern Validation Work with Physical designer to achieve timing closure Work with test team in debugging production test issues Help debug & correct any functional issues found in taped-out devices Participate in design reviews, support ISO processes and documentation