ASICRTL Design Engineer - Senior
Posted on :
28-06-2024
Employer Active
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Share
Send me jobs like this
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Monthly Salary
Not Disclosed
Salary Not Disclosed
Posted on :
28-06-2024
Job Description
Overview:
TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. This Client is an American multinational semiconductor company based in Santa Clara California that develops computer processors and related technologies for business and consumer markets. global company that specializes in manufacturing semiconductor devices used in computer processing. The company also produces flash memories graphics processors motherboard chip sets and a variety of components used in consumer electronics goods.
Job Title: ASIC/RTL Design Engineer Senior
Work Location: Santa Clara CA 95054
Duration: 12 Months
Work Type: Contract
Job Type: Onsite
JOB DUTIES:
KEY RESPONSIBILITIES:
- Write microarchitecture documentation and own major portions of the design and implementation of blocks to meet functional timing area and power requirements.
- Collaborate with architecture and hardware teams to understand the requirements.
- Work with verification and physical design teams to achieve high quality design and successful tape out.
- Design and implement logic functions that enable efficient test and debug.
- Participate in silicon bringup for features owned.
- Contribute in crossfunctional teams to solve novel problems across multiple functional areas in development of required features.
- Implement automation to increase design team efficiency.
PREFERRED EXPERIENCE:
- Must have proven track record of ASIC design on several production tapeouts.
- Experience in Designing RTL block for an SOC.
- Experience in integrating ASIC IP into an SOC.
- Experience with Arm architecture and APB AXI CHI protocols.
- Experience with synthesis static timing analysis & optimizations.
- Experience with design involving Interconnects.
- Experience writing timing constraints and exceptions.
- Experience with automation using scripting techniques such as PERL Python or Tcl
- Ability to develop clear and concise engineering documentation.
- Experience in Powersaving techniques.
- Ability to organize and present complex technical information.
- Strong verbal and written communication skills
TekWissen Group is an equal opportunity employer supporting workforce diversity.
Employment Type
Full Time
Key Skills
Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.
