drjobs Sr Silicon Design Engineer English

Sr Silicon Design Engineer

صاحب العمل نشط

drjobs

حالة تأهب وظيفة

سيتم تحديثك بأحدث تنبيهات الوظائف عبر البريد الإلكتروني
Valid email field required
أرسل الوظائف
drjobs
أرسل لي وظائف مشابهة
drjobs

حالة تأهب وظيفة

سيتم تحديثك بأحدث تنبيهات الوظائف عبر البريد الإلكتروني

Valid email field required
أرسل الوظائف
الراتب الشهري drjobs

لم يكشف

drjobs

لم يتم الكشف عن الراتب

الوصف الوظيفي

Overview:
TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. This Client is an American multinational semiconductor company based in Santa Clara California that develops computer processors and related technologies for business and consumer markets. global company that specializes in manufacturing semiconductor devices used in computer processing. The company also produces flash memories graphics processors motherboard chip sets and a variety of components used in consumer electronics goods.

Job Title: Sr. Silicon Design Engineer
Work Location: Markham ON L3T 7X6
Duration: 7 Months
Work Type: Contract
Job Type: Hybrid
Job Description:
THE ROLE:
  • The Display Controller team within the Radeon Technologies Group (RTG) is looking for an individual to participate in the design of the Display IP
THE PERSON
  • The candidate would work closely with a team of designers architects and verification engineers to design and implement various display technologies.
KEY RESPONSIBILITIES:
  • Develop well designed and qualified display features
  • Lead microarchitecture and design efforts based on high level architectural requirements
  • Able to build complex systems to meet various design requirements including (but not limited to) functionality performance power area scalability and testability.
  • Timely develop functional and implementation specifications as well as test plans
  • Develop and execute implementation and validation plans of the feature. Proactively driving and resolving any issues that may arise during the development stage
  • Resolve prelayout and postlayout timing and functional eco issues
  • Mentor junior engineers to complete their tasks.
PREFERRED EXPERIENCE:
  • Minimum 7 years of ASIC design work experience
  • Have in depth knowledge of entire design process from design specification defining architecture microarchitecture RTL design and functional verification synthesis timing and formal verification
  • Proficiency of Verilog or System Verilog
  • Experience with multiclock domain designs
  • Experience in IP development
  • Knowledge in video/display standards a plus.
  • Strong in both written and verbal communication
  • Strong analytical thinking and problemsolving skills
  • Good teamwork and interpersonal skills
EDUCATION:
  • BASc MASc or PhD in Electrical Engineering or Computer Engineering.
TekWissen Group is an equal opportunity employer supporting workforce diversity.

نوع التوظيف

دوام كامل

نبذة عن الشركة

الإبلاغ عن هذه الوظيفة
إخلاء المسؤولية: د.جوب هو مجرد منصة تربط بين الباحثين عن عمل وأصحاب العمل. ننصح المتقدمين بإجراء بحث مستقل خاص بهم في أوراق اعتماد صاحب العمل المحتمل. نحن نحرص على ألا يتم طلب أي مدفوعات مالية من قبل عملائنا، وبالتالي فإننا ننصح بعدم مشاركة أي معلومات شخصية أو متعلقة بالحسابات المصرفية مع أي طرف ثالث. إذا كنت تشك في وقوع أي احتيال أو سوء تصرف، فيرجى التواصل معنا من خلال تعبئة النموذج الموجود على الصفحة اتصل بنا